This paper describes the operation of three types of charge pump circuits. Power efficiency theory of charge pumps is discussed. A method of estimating the output ripple of a charge pump from the size of the capacitors used is described. A new charge pump circuit that uses two cascoded buffer transistors to improve the area efficiency is proposed.
INTRODUCTION
The charge pump [I] is a dc-dc converting circuit used to obtain a dc voltage higher or lower than the supply voltage, and/or opposite in polarity to the supply voltage. Charge pumps are widely used in low-voltage circuits [2] , dynamic random access memory circuits [2] , switched-capacitor circuits [3] and EEPROM's [4] .
Three important issues of on-chip charge pump circuits are output voltage ripple, power efficiency and area efficiency. For most applications, a low output ripple is desired. Large output ripple degrades the performance of the circuit that the charge pump is powering. Charge pumps with very low power efficiency cancel the benefit of scaling the supply voltage down and are not desirable for portable applications. Area efficiency is desirable for many applications as smaller chip areas are less expensive to fabricate.
For low-noise applications, a very low output ripple is desirable to achieve good performance. This paper introduces a new charge pump circuit that provides very low output ripple with a smaller amount of capacitance than existing charge pumps, at the cost of a reduced output voltage and reduced power efficiency.
In this paper, the operation of three types of charge pumps will be described. Comparisons between the three charge pumps with regard to area efficiency, power efficiency and output voltage ripple will be discussed.
In Section 2, the conventional 2-capacitor charge pump will be described and analyzed. In Section 3, a charge pump that uses a buffer transistor to improve the area efficiency will be discussed.
In Section 4, a newly proposed charge pump that uses two cascoded buffer transistors to further improve the area efficiency will be described.
CONVENTIONAL CHARGE PUMP
A conventional 2-capacitor charge pump that uses cross-coupled NMOS transistors [2] is shown in Figure 1 . For simplicity, the bodyhulk connections are not shown in the figure. The bodyhulk * Special thanks to Mustafa Keslcin and Jose Silva for their generous help with this research.
Oregon State University Corvallis, OR 9733 1, USA connections of the n-channel switches are grounded. The p-channel switches are in an n-well, which is connected to the 1 iiffll node. Figure I : Conventional 2-capacitor charge pump.
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This circuit uses two clock phases and operates as follows: 
Non-Filtering Case
If there is no load current, the output voltage will remain at 21&!.
If there is a significant load current and no added output capacitor (C, 0) . the voltage at the output will ramp down with a slope of $F for half of a clock period before it is boosted to 2 1 i d again. +he peak-to-peak voltage ripple at the output, AILu(, can be calculated as
where fclk is the clock frequency. If there is an output capacitor, which is the usual case when a significant current must be provided, the slope of the output is reduced to -due to the added capacitance at the output node. This reduces the ripple. The ripple is now A1L"t = ~ A drawback of this circuit is that in order to achieve a very small output ripple, a large amount of capacitance is required. For example, in order to drive a load current of 50 PA with a cloch frequency of 10 MHz and a desired output ripple of 5 mV, more than 500 pF of capacitance is required. For low-current pumps, most of the chip area of a charge pump is due to the capacitor area, so the area efficiency of a charge pump can be significantly improved by reducing the total capacitance needed to achieve a desired output ripple.
Power efficiency is an important consideration in charge pump design. An important cause of power loss in a charge pump is the charging and discharging of the bottom-plate parasitics of the pump capacitors (CO and Cb in the previous example). These parasitics are charged to \ & every clock cycle. For the conventional 2-capacitor charge pump shown in Figure I , neglecting the resistance of the switches, and assuming that i l l o u t << Ifbut, and I b u t = I iov,, the efficiency can be derived as Here, p is the ratio of stray capacitance to desired capacitance (C, = p CO ). This value is determined by the type of capacitors used and is usually between 5 and 20%. A good derivation of an equivalent expression for the power efficiency can be found in [5].
Filtering Case
One way to reduce the capacitance needed to achieve a given output voltage ripple is to use the on-resistance of transistor A& and capacitor C, as a lowpass filter. This can be achieved by making transistors A& and AI1 narrow enough to provide enough resistance to bring the comer frequency of the RC branch below twice the clock frequency. Unfortunately, this also lowers the average output voltage due to the voltage drop across the switch, but for low current and high clock frequency applications the drop in output voltage may be small. this comer frequency is less than twice the clock frequency, then an approximation for the ripple at the output, AI,,t can be found by assuming, for simplicity, that the ripple at nodes I;, and I i, in Figure I is a sinusoid of frequency 2 f , / k and amplitude If this were the case, the output ripple would be calculated as
The corner frequency of the filter is equal to ,r ron,t,,3, c',
Because the waveform is a ramp (not a sinusoid), the resulting ripple amplitude is smaller than the approximation given by (4).
SINGLE CASCODE CHARGE PUMP
A charge pump circuit that greatly reduces the total capacitance needed to achieve a given output voltage ripple is reported by Duisters and Dijkmans in [6] . A similar circuit is shown in Figure 2 as a simplified schematic. The capacitors shown with boxes around them symbolize conventional ?-capacitor charge pumps of the type described in the previous section. This circuit uses a buffer transistor and the on resistance of the switch connecting Charge Pump 2 to the drain of Afbu,f to provide additional filtering of the ripple.
Charge pump 1 provides the gate voltage for the buffer transistor AIb,,. Because there is no dc current through the gate of Ah" f , the charge pump capacitors need only be large enough to overcome the leakage from the parasitic gate capacitance of the switches and provide around 2I%d at the gate of A&, J . Charge pump 1 also provides the n-well bias voltage for all of the p-channel switches.
Charge pump 2 provides the load current.
Non-Filtering Case
If C , and CO are small enough that both of the comer frequencies are greater than twice the clock frequency, then filtering is negligible, and the ripple at the drain of Arb, f will be J =~~ /ea +C', ~ as given by (2). The ripple at the output, AI,,f, is reduced by the intrinsic gain of the buffer transistor (gm T~) and can be shown to be . 
IO
If this condition is violated, Arb, f becomes biased in the triode region and the output resistance of Afbl, f falls off sharply, causing the circuit to be much less effective.
Filtering Case
If enough capacitance is added at the drain of Ab, f or at the output, the ripple is further reduced due to additional lowpass filtering.
Assuming the on-resistance of Af3 is large, the ripple at node I in Figure 2 , AI k , can be found using ( 1 ) to be
If the corner frequencies of the RC branches of this filter are all less than twice the clock frequency, additional filtering occurs, futher reducing the ripple amplitude.
The charge pump used to bias the gate of Afb,,f introduces more bottom-plate losses, which lowers the efficiency. The efficiency for a single cascode charge pump can be expressed as The ripple at nodes I iP and is not easily determined, but depends on the rise and fall times of the clocks, the on-resistance of switches Af, and Af,, and the size of Cy and Ch , . If C,, and C h , are very small (less than 0.5 pF). the ripple at J,, and is on the order of tens of millivolts. This is fairly large, but when these nodes are switchedrelayed to the gate of Afb,, through Afi and A&, the ripple at the output is very small (less than 0.1 mV). A small capacitor, Cf , also helps to reduce the bias voltage ripple.
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DOUBLE CASCODE CHARGE PUMP
A proposed new charge pump circuit that further improves the area efficiency of a charge pump is shown in Figure 4 . This circuit includes two cascoded buffer transistors, a third charge pump and an additional output capacitor. Charge pump 1 provides a bias voltage of 21 2, to A f b u f 1 . Charge pump 2 provides a lower gate voltage for transistor Afr,,fe in order to bias it in the saturation region. Charge pump 3 provides the load current.
Gate Biasing Circuit
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Charge Pump 3vdd 1 1 Figure 4 : Double cascode charge pump.
Second Gate Biasing Circuit
The circuit used for biasing the gate of A f b u f L is shown in Figure  5 . This circuit is similar to the modified conventional 2-capacitor charge pump shown in Figure 3 , with the addition of two capacitors, Cy and CI from nodes 1 9 2 and 1h2 to ground. This circuit works as follows: when capacitor cy, is charged to 1 h d . c, is also charged to 1 >d . When the clock 41 rises to 1 i d , some of the charge in C,, is shared with C,, causing the output voltage to be less than 21bd. When d1 drops to zero, the additional charge stored in C, goes back into Cg2. This is important because it allows a voltage lower than 21 &(/ to be provided without any additional power loss due to the extra capacitors. The bias voltage 1 i Z a s 2 should be no higher than 21hd -\~f f ( l l I b u , l ) in order to bias A f b u f 2 in the saturation region. 
Non-Filtering Case
The operation of this circuit is similar to the single cascode eqiiivdent circuit, but the ripple is attenuated by the intrinsic gain of Arb,, f 2 and another filter branch.
In order for the third branch to filter effectively, the comer frequency, -, must be less than twice the clock frequency. If the on-rc%stance of the p-channel switches in charge pump 3 is small, the ripple at the drain of Afb,, 1 will be A-2 f c l h ( c " + ( -' * ) g l n (~r~, ,~~ i as given by ( 2 ) . If a small amount of capacitance is used, so that no filtering occurs, the ripple at the output is reduced by the product of the intrinsic gains of hfbufl and h f b , fz. The ripple at the output, A l a u t , for a double cascode charge pump with no filtering is easily determined and is shown in (10) at the top of the page.
Filtering Case
If the on-resistance of the p-channel switches in charge pump 3 is relatively large (to provide filtering), the ripple at node I: , AI L, will be -as given by (1).
Treating the three filter branches as separate single-pole filters and assuming that the comer frequencies of all of the branches are well below 2 f c i h , an approximation for the ripple at the output for the filtering case can be found. The net result is a dramatically attenuated ripple amplitude.
The charge pump used to bias the gate of the second buffer transistor introduces additional bottom-plate losses, but because the capacitors used in this charge pump are small compared to C, and Cb, this power loss may be tolerable. The power efficiency of the double cascode charge pump is given by Figure 6 shows a plot of output ripple vs. efficiency for all three charge pumps where no filter is used. This plot was generated from multiple transistor level simulations. This shows that as buffer transistors are added to the circuit, the maximum efficiency decreases, but the ripple gets much smaller due to the intrinsic transistor gain for each stage that is added. regardless of the total capacitance or clock frequency that is used.
CONCLUSIONS
The relationship between output ripple and efficiency for the case where filtering is used is shown in Figure 7 . For the filtering case. the difference in minimum ripple between the three charge pumps is much larger. and is dependent on how much total capacitance is used. If more capacitance were used, the curves would be farther apart. and if less capacitance were used, the curves would be closer together.
This new charge pump circuit is more area-efficient than the single cascode charge pump, at a price of reduced headroom (thus lower power efficiency). The size of ripple that can be tolerated seems to be the most important factor in determining which charge pump to use for a given application. For example. if power efficiency is the biggest concern and a larger output ripple can be tolerated, either a single cascode or a conventional charge pump would be a good choice. The double cascode circuit would be especially useful for applications where power efficiency is less critical and a very low output ripple is desired. 
